Patterned structure of semiconductor device

ABSTRACT

A patterned structure of a semiconductor device includes a substrate, at least a first patterned structure, and at least a second patterned structure. The first patterned structure is a single-layered structure, and the second patterned structure is a multi-layered structure. The width of the second patterned structure is greater than the width of the first patterned structure.

CROSS REFERENCE TO RELATED APPLICATIONS

The application is a division of U.S. application Ser. No. 13/417,299, filed on Mar. 11, 2012, the disclosure of which is hereby incorporated herein by reference in its entirety.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to the field of patterned structures of semiconductor devices, and more particularly, to a patterned structure with sub-lithographic features.

2. Description of the Prior Art

With the trend in the industry being towards scaling down the size of metal oxide semiconductor transistors (MOS), three-dimensional or non-planar transistor technology, such as fin field effect transistor technology (Fin FET) has been developed to replace planar MOS transistors. In current techniques, in order to meet the sub-lithographic features, a regular photolithography and an etching process accompanied with a pull back process are provided to form fin structures in the Fin FET. Additionally, semiconductor device manufacturers also utilize a pattern transfer technique, such as sidewall image transfer (SIT) to form required fin structures.

In general, SIT may include the following steps. First, a plurality of dummy patterns is formed on a substrate, wherein the dimension of the dummy patterns is larger than the sub-lithographic features. Next, spacers are formed on the sidewalls of the dummy patterns through a deposition and an etching process. Since the dimension of the spacers may have the sub-lithographic features, patterns of the spacers may be transfer into the substrate by using the spacers as mask. However, this method has it limits and drawbacks, such as all of the spacers can only have the same width. This phenomenon will restrict the applicability of the SIT technique. For example, in static random access memory (SRAM), the layout of spacers is used to define the shape and width of carrier channels. Since the ratio between certain channels will influence the value of static noise margin (SNM) of the SRAM, the value of SNM fails to be increased successively in the conventional SIT technique with all of the spacers have the same widths.

In order to overcome the above-mentioned drawbacks, there is a need to provide patterned structures and a novel fabrication method thereof so that the patterned structures with sub-lithographic features can have variable width through a simple and convenient way.

SUMMARY OF THE INVENTION

The main object of the invention is to provide a patterned structure of a semiconductor device that can solve the problems of the conventional techniques.

According to one embodiment of the present invention, a patterned structure of a semiconductor device is disclosed and includes a substrate, at least a first patterned structure, and at least a second patterned structure. The first patterned structure is a single-layered structure, and the second patterned structure is a multi-layered structure. The width of the second patterned structure is greater than the width of the first patterned structure.

In summary, the present invention provides a patterned structure. The applicability of the pattern transfer technique can be further improved due to the width of each of the patterned structures being not only under the sub-lithographic feature but also different from one another.

These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings are included to provide a further understanding of the embodiments, and are incorporated in and constitute apart of this specification. The drawings illustrate some of the embodiments and, together with the description, serve to explain their principles. In the drawings:

FIGS. 1-10 are schematic diagrams showing a method for fabricating a patterned structure of a semiconductor device according to several embodiments of the invention, wherein

FIGS. 1-6 are schematic, top view and cross-sectional diagrams showing a method for fabricating a patterned structure of a semiconductor device according to one embodiment of the invention;

FIG. 7 is schematic top view and cross-sectional diagram showing a method for fabricating a patterned structure of a semiconductor device according to another embodiment of the invention; and

FIGS. 8-10 are schematic top view and cross-sectional diagrams showing a method for fabricating a patterned structure of a semiconductor device according to still another embodiment of the invention.

FIG. 11 (A) is a flow chart illustrating a method for fabricating a patterned structure of a semiconductor device according to one embodiment of the present invention.

FIG. 11 (B) is a flow chart illustrating a method for fabricating a patterned structure of a semiconductor device according to another one embodiment of the present invention.

FIG. 11 (C) is a flow chart illustrating a method for fabricating a patterned structure of a semiconductor device according to still another one embodiment of the present invention.

It should be noted that all the figures are diagrammatic. Relative dimensions and proportions of parts of the drawings have been shown exaggerated or reduced in size, for the sake of clarity and convenience in the drawings. The same reference signs are generally used to refer to corresponding or similar features in modified and different embodiments.

DETAILED DESCRIPTION

In the following description, numerous specific details are given to provide a thorough understanding of the invention. It will, however, be apparent to one skilled in the art that the invention may be practiced without these specific details. Furthermore, some well-known system configurations and process steps are not disclosed in detail, as these should be well-known to those skilled in the art.

Likewise, the drawings showing embodiments of the apparatus are not to scale and some dimensions are exaggerated for clarity of presentation. Also, where multiple embodiments are disclosed and described as having some features in common, like or similar features will usually be described with same reference numerals for ease of illustration and description thereof.

Please refer to FIGS. 1-6 accompanied with FIG. 11 (A). FIGS. 1-6 are schematic, top view and cross-sectional diagrams showing a method for fabricating a patterned structure of a semiconductor device according to one embodiment of the invention; and FIG. 11 (A) is a corresponding flow chart. As shown in FIGS. 1 (A) and (B), wherein FIG. 1 (B) is a cross-sectional diagram taken along a line AA′ in FIG. 1 (A), a step 110 is carried out. First, a substrate 12, such as a bulk silicon substrate or a silicon-on-insulator substrate, is provided, which can be divided into two regions, i.e. the first region 1 and the second region 2. A plurality of sacrificial patterns 18, such as doped or undoped polysilicon, is then formed within the first region 1 and the second region 2 through a regular deposition, photolithography and etching process. Because of the limited capability of the processing machine, a first width W1 of each of the sacrificial patterns 18 is substantially larger than the minimum exposure limit of the corresponding photolithography process. In addition, a cap layer 14 may be optionally formed between the substrate 12 and the sacrificial patterns 18 before the formation of the sacrificial patterns 18. The cap layer 14 can serve not only as a mask in the following pattern transfer process but also be used as a protective layer to protect the substrate 12 from unwanted damages. It is worth noting that, the phrase like “minimum exposure limit of the corresponding photolithographic process”throughout the specification should be regarded as a dimension under which it is impossible to obtain a “sub-lithographic feature” by regular lithographic and etching processes, that is to say, the size of the minimum exposure limit of the corresponding photolithography process is larger than the sub-lithographic feature.

Then, a step 112 is carried out. As shown in FIG. 2, at least a material layer 22 is formed to cover each of the sacrificial patterns 18 conformally. The material layer 22 may be selected from a material having an etching rate different from that of the sacrificial patterns 18 and cap layer 14 under a same etching recipe, such as silicon nitride, silicon oxide, silicon oxynitride, silicon carbide or the like. Please refer to FIGS. 2 (B) and (C), wherein the FIG. 2 (B) is a top view of FIG. 2 (C). The material layer 22 can be blanketly etched (etched without mask) into a first spacer 26 on the sidewalls 20 of each of the sacrificial patterns 18 by performing a step 114. At this time, each first spacer 26 has a second width W2, wherein the second width W2 is preferably smaller than the first width W1 and is preferably under the sub-lithographic feature size. It should be noted that, according to this embodiment, under a same etching recipe, specific etching rate among the sacrificial patterns 18, the cap layer 14, the substrate 12, the material layer 22 and the first spacer are required. For example, the etching rate of the material layer 22 is higher than that of the sacrificial layer 18 and the cap layer 14 under a same etching recipe; the etching rate of the sacrificial layer 18 is higher than that of the first spacer 26 under another same etching recipe; under still another same etching recipe, the etching rate of the cap layer 14 is higher than that of the first spacer 26. Additionally, other choices of the etching rates among these materials may still be possible. For example, under a same etching recipe, the etching rate of the cap layer is higher than that of the first spacer 26 and the sacrificial layer 18.

Please refer to FIGS. 3 (A) and (B). A mask 28 within the first region 1 is formed by carrying out a step 116, wherein the mask 28 covers each of the sacrificial patterns 18 and each first spacer 26. The mask 28 may be selected from photoresist or other polymer with similar properties, or it may be an etching stop layer composed of silicon compounds, but is not limited thereto. A step 118 is then carried out, which includes a regular etching process, such as a plasma etching process, to trim each of the first spacer 26 exposed from the mask 28 into a second spacer 30. At this time, each of the second spacers 30 has a third width W3 which is thinner than the second width W2. As shown in FIGS. 4 (A) and (B), a step 120 is finally carried out to remove the mask 28 completely so that each of the sacrificial patterns 18 and the first spacers 26 can be exposed. Through the above-described trimming process, the width of the second spacers 30 is thinner than the width of the first spacers 26. Additionally, both of the second width W2 and the third width W3 are substantially smaller than the sub-lithographic feature size.

As shown in FIGS. 5 (A) and (B), the sacrificial patterns 18 within the first region 1 and the second region 2 are removed completely while patterns of the first spacers 26 and the second spacers 30 are transferred to the substrate 12 through a pattern transfer process, like a sidewall image transfer (SIT). It should be noted that the pattern transfer process may include a plurality of etching processes and a corresponding preferred embodiment is described as follows. First, the sacrificial patterns 18 are removed completely by using a regular etching process, such as dry etching or wet etching, so that only the first spacers 26 and the second spacers 30 are on the cap layer 14. In this etching process, since the etching rate of the sacrificial layer 18 is higher than that of the first spacer 26 and the second spacer 30, only slight or even no first spacers 26 and second spacers 30 are etched away. Then, by using the first spacers 26 and the second spacers 30 as masks, one or more than one anisotropic etching processes are carried out to sequentially etch down to the cap layer 14 and/or to the substrate 12. At this time, the patterns defined by the first spacers 26 and the second spacers 30 can be transferred to the cap layer 14 and/or the substrate 12.

It is worth noting that, in the above pattern transfer process, the width of each of the first spacers 26 and the second spacers 30 may be trimmed away slightly, therefore, the first patterned structure and the second patterned structure 48 are thinner than the corresponding second width W2 and the corresponding third width W3. However, the width of the first patterned structure 46 and the second patterned structure 48 is preferably identical to the corresponding second width W2 and the corresponding third width W3

Finally, other related semiconductor fabricating processes can be further carried out. As shown in FIG. 6, the first spacers 26, the second spacers 30, a first mask pattern 40 and a second mask pattern 42 are removed completely to expose the first patterned structures 46 and the second patterned structures 48. Then, portions of the first patterned structures 46 and the second patterned structures 48 are cut off. A gate formation process is then carried to fabricate several gate structures 60, 62 and 66 overlaying the respective patterned structures 46 and 48 so that a SRAM structure with six FET is obtained (6T-SRAM). Since the gate formation process is not a new feature in the present invention, its description is therefore omitted for the sake of clarity.

In the preceding paragraph, patterns of the first spacer 26 and the second spacer 30 are directly transferred into the substrate 12, that is to say, it can be seen as a positive image transfer. The patterned structures in the substrate 12, however, may be a negative image of the patterns of the spacers. In the following paragraph, the method for fabricating the patterned structures with the negative image will be described in detail. First, after the step 120 illustrated in the FIG. 4 is completed, the sacrificial patterns 18 are removed by applying a suitable etching process. Then, at least a deposition and a planarization process are carried out to form a layer of filler; in this case, the filler (not shown) can replace the sacrificial patterns 18 and cover the space exposed from the first spacers 26 and the second spacers 30. In addition, a portion of the first spacers 26 and the second spacers 30 may be exposed from the filler during the planarization process. Then, the first spacers 26 and the second spacers 30 are removed concurrently or separately so that a plurality of trench patterns (not shown) with different widths is formed in the filler layer. A pattern transfer process is further carried out to transfer the trench patterns into the cap layer 14 and/or the substrate 12 by using the trench patterns as masks. Similarly, the pattern transfer process may include one or more than one anisotropic etching processes. At this time, the negative image defined by the trench patterns is obtained.

In addition, the present invention further includes a second embodiment. A fabrication method according to this embodiment is almost similar and complementary to the first embodiment shown in the FIGS. 1-6. However, in this embodiment, the first spacers 26 within the first region 1 and the second region 2 are not formed simultaneously. In the following paragraph, only difference parts between these two embodiments are described for the sake of brevity and the similar parts can be understood by reference to corresponding FIGS. 1-6. Please refer to FIG. 7 accompanied with FIG. 11 (B). The step shown in FIG. 7 is subsequent to the step shown in FIG. 2 (B). First, a mask 28 is formed by carrying out the step 128, wherein the mask 28 can cover the sacrificial patterns 18 and the material layer 22 within the first region 1. Similarly, the mask 28 may be selected from photoresist or another polymer with similar properties, or it may be an etching stop layer composed of silicon compounds. Then, a step 130 is carried out. The material layer 22 exposed from the mask 28 can be etched into a first spacer 26 on the sidewalls 20 of each sacrificial pattern 18 within the second region 2. At this time, each of the sacrificial patterns 18 within the first region 1 is still covered by the material layer 22 so that there is no first spacer 26 within the first region 1. The mask layer 28 is removed by performing a step 132. Finally, a step 134 is carried out, which includes a regular etching process, such as a plasma etching process, to simultaneously trim each of the first spacers 26 into the second spacer 30 and etch the material layer 22 overlaying the sacrificial patterns 18 into a first spacer 26. In this case, the first spacer 26 is on the sidewall 20 of each of the sacrificial patterns 18 within the first region 1, as shown in FIG. 4. Similarly, each of the second spacers 30 has a third width W3 which is thinner than the second width W2. Additionally, both of the second width W2 and third width W3 have sub-lithographic features. Unlike in the first embodiment, the main feature of the embodiment is that the mask 28 is removed first before forming the first spacers 26 and the second spacer 30 within the first region 1 and the second region 2 respectively. Similarly, the second embodiment can also be integrated into another semiconductor fabricating processes. The following pattern transfer process is like the process described in the first embodiment and patterned structures may also be positive images or negative images corresponding to the spacer patterns, and the detailed description will therefore be omitted for the sake of clarity.

The present invention further includes a third embodiment. Please refer to FIGS. 8-9 accompanied with the flow chart shown in FIG. 11. A fabrication method shown in the FIGS. 8-9 is almost similar and complementary to the first embodiment shown in the FIGS. 1-6. In this embodiment, however, the first spacer 26 within the second region 2 is removed before forming a second spacer 27 within the first region 1 and the second region 2 respectively. In the following paragraph, only different parts between these two embodiments are described for the sake of brevity, since the similar parts can be understood by reference to corresponding FIGS. 1-6. Please refer to FIG. 8. A step shown in FIG. 8 is subsequent to the step shown in FIG. 2. First, the mask 28 is formed by carrying out the step 116, wherein the mask 28 can cover the sacrificial patterns 18 within the first region. As said before, the mask 28 may be selected from photoresist or other polymer with similar property, or it may be an etching stop layer composed of silicon compounds. A step 122 is then carried out. All the first spacers 26 within the second region 2 are removed completely through a regular etching process, such as a wet etching or a dry etching, so that the sidewalls of each of the sacrificial patterns 18 is not covered by any layer. As shown in FIG. 9, a step 124 is performed to remove the mask 28. Then, through performing a step 126, a second spacer 27 is formed separately around the sidewalls of each of the sacrificial patterns 18 through a deposition and an etching process. At this time, only the second spacer 27 exist on the sidewalls 20 of each of the sacrificial patterns 18 within the second region 2, while a first stacked-spacer 31, which comprises the first spacer 26 and the second spacer 27, is on the sidewalls 20 of each of the sacrificial patterns 18 within the first region 1. In addition, a fourth width W4 of the second spacer 27 and/or the width of the first stacked-spacer 31 have the sub-lithographic features, and the fourth width W4 is thinner than the width of the first stacked-spacer 31. Similarly, the embodiment can also be integrated into other related semiconductor fabricating processes. The following pattern transfer process is like the process described in the first embodiment and patterned structures may also be positive images or negative images corresponding to the spacer patterns, and the detailed description will therefore be omitted for the sake of clarity.

In the previous embodiments, the substrate 12 is only defined with two regions, i.e. the first region 1 and the second region 2, and there are only the first spacers 26 and the second spacers 27 and 30 formed on the substrate 12. According to different requirements, the substrate 12 may however be defined with more than two regions and formed with more than two spacers. This concept will be detailed in the following paragraph, but the concept may be equally applied to the corresponding first embodiment and the corresponding second embodiment without departing from the scope and the spirit of the invention. Please refer to FIG. 10 accompanied with the corresponding FIGS. 1-2, 8-9. A step shown in FIG. 10 is subsequent to the step shown in FIG. 9, as similar to the step in FIG. 1, when the sacrificial patterns 18 are formed within the first region 1 and the second region 2, at least one sacrificial pattern 18 is formed within the third region 3. Then, as shown in FIG. 10 and similarly to the step in FIG. 2, when the first spacers 26 are formed within the first region 1 and the second region 2, at least one first spacer 26 is formed on the sidewalls 20 of each of the sacrificial patterns 18 within the third region 3. As shown in FIG. 10 and similarly to the step in FIG. 8, when the first etching process is performed, the first spacers 26 within the second region 2 and the third region 3 are removed separately. As shown in FIG. 10 and similarly to the step shown in FIG. 2, when the second spacer 27 is formed within the second region 2, at least one second spacer 30 is formed on the sidewall 20 of each of the sacrificial patterns 18 within the third region 3. Then, as shown in FIG. 10, a mask (not shown) is formed to cover the sacrificial patterns 18 within the first region 1 and the second region 2, followed by performing a second etching process to completely remove the second spacer 27 within the third region 3. A deposition and an etching process are further carried out so that a third spacer 29 is formed around the sidewalls 20 of each of the sacrificial patterns 18 within the first region 1, the second region 2 and the third region 3. At this time, each of the third spacers 29 has a fifth width W5. A second stacked-spacer 33, which comprises the first spacer 26, the second spacer 27 and the third spacer 29, is on the sidewalls 20 of each of the sacrificial patterns 18 within the first region 1. Preferably, the third spacers 29, the second stacked-spacer 33 and the first stacked-spacer 31 have the sub-lithographic features. Therefore, by applying the concept to the various embodiments, a stacked-spacer with more than two layers can be formed around the sidewalls 20 of each of the sacrificial patterns 18. This way the applicability of the spacer structures within the sub-lithographic feature size can be further increased.

In order to provide a better understanding, only the SRAM structure is provided in each embodiment. According to different requirements, the SRAM structure may however be equally replaced with another semiconductor device, such as a device in a logic circuitry. Furthermore, the method for fabricating the patterned structures can be applied to the process for fabricating contact plugs or interconnections so that the physical size of the contact plugs or the interconnections may have the sub-lithographic feature.

In summary, the present invention provides a patterned structure of a semiconductor device and a fabricating method thereof, wherein at least a first patterned structure 46 and at least a second patterned structure 48 are disposed on the substrate 12. The first patterned structure 46 extends parallel to the second patterned structure 48. In addition, the first patterned structure 46 and the second patterned structure 48 have a second width W2 (also called first line width) and a third width W3 (also called second line width) respectively, and the second width W2 is twice as wide as the third width W3, and the third width W3 has a sub-lithographic feature. The present invention provides the patterned structure 46 and 48 with different widths and with the sub-lithographic feature by utilizing the SIT technique accompanied with suitable etching processes. Therefore, the SNM of the DRAM can be increased successively.

Although the disclosure has been illustrated by references to specific embodiments, it will be apparent that the disclosure is not limited thereto as various changes and modifications may be made thereto without departing from the scope of the present invention. References to “one embodiment” or “an embodiment” means that a particular feature, structure or characteristic described therein is included in at least one embodiment. Thus, the appearances of the phrase “in one embodiment” or ‘in an embodiment” appearing in various places throughout the specification are not necessarily all referring to the same embodiment.

Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims. 

What is claimed is:
 1. A patterned structure of a semiconductor device, comprising: a substrate; at least a first patterned structure disposed on the substrate, wherein the first patterned structure is a single-layered structure; and at least a second patterned structure disposed on the substrate, wherein the second patterned structure is a multi-layered structure, and a width of the second patterned structure is greater than a width of the first patterned structure.
 2. The patterned structure of claim 1, wherein the first patterned structure and the second patterned structure respectively consist of spacers.
 3. The patterned structure of claim 1, wherein the first patterned structure has a sub-lithographic feature.
 4. The patterned structure of claim 1, wherein the first patterned structure is parallel to the second patterned structure.
 5. The patterned structure of claim 1, further comprising a third patterned structure, wherein the third patterned structure is a multi-layered structure, and a width of the third patterned structure is greater than the width of the second patterned structure.
 6. The patterned structure of claim 1, wherein the semiconductor device is a static random access memory (SRAM) comprising a plurality of transistors. 